Monolayer Tungsten Diselenide (WSe 2 ) exhibits tremendous advantages as a channel material for next-generation field-effecttransistors (FETs). This paper reviews the relevant physics and properties of WSe 2 and highlights the excellent scalability of monolayer WSe 2 for ultra-short channel (sub-5 nm) FETs. The crucial role of metal-WSe 2 contacts in determining the performance of monolayer WSe 2 FETs is also emphasized using experiments guided by ab-initio density functional theory (DFT). With a suitably chosen contact, a back-gated monolayer WSe 2 FET on Al 2 O 3 substrate is shown to exhibit both high mobility and high ON-current.
Introduction
Monolayer Transition Metal Dichalcogenides (TMD), a family of 2D semiconductor layers arranged in a hexagonal lattice, have attracted tremendous attention due to their pristine interfaces (without out-of-plane dangling bonds), thermal stability, and high scalability in device application. [1] [2] [3] [4] [5] Monolayer WSe 2 is a member of this family, beside the widely studied monolayer molybdenum disulfide (MoS 2 ) that has been experimentally demonstrated with high crystal and electronic quality. 4, 5 Compared to MoS 2 , WSe 2 has smaller electron/hole effective mass (as listed in Table I ) and thus higher mobility. Recent experiments show that WSe 2 can be used for making both n-type 4 and p-type 5 FETs, as well as complementary inverters 6 , which has not yet been achieved on MoS 2 . Se atoms at the surfaces are fully bonded with neighboring atoms, which avoids dangling bonds and thus reduces the possibility of interface trap generation, benefiting the carrier mobility and device reliability. Fig.1c, d show the band structures of monolayer, bilayer and trilayer WSe 2 and bulk WSe 2 . Bulk WSe 2 has an indirect band gap (E g ) of 0.9 eV, which is in contrast with the direct band gap of 1.6 eV observed in monolayer WSe 2 .
11 From the viewpoint of quantum confinement, the valleys in charge of electron/hole conduction in bulk WSe 2 are raised up/down when the number of WSe 2 layer is reduced. The confinement effect is not apparent until the layer number becomes less than three. As shown in the transition from bulk to trilayer, to bilayer and eventually to monolayer WSe 2 , valleys at K point in kspace gradually take over the carrier population (conduction band minima and valence band maxima both move to K point), resulting in the direct band gap. It is worthwhile to note that, due to the lack of inversion symmetry (different atomic orbitals (of W and Se) on two sides of the unit cell, as shown in Fig. 1b ), monolayer WSe 2 does not exhibit the gapless and linear dispersion relation as in graphene in spite of its graphene-like hexagonal lattice (with same C orbitals on both sides of the unit cell). Monolayer WSe 2 based FET For sufficient immunity against short channel effect, natural length is required to be shorter than one third of the gate length, which is fixed for a given technology node. According to the expression for natural length, the thicknesses of gate dielectric and channel should be scaled to meet this condition. Reducing gate dielectric may risk severe gate tunneling leakage and process variation. In comparison, shrinking the channel thickness reduces the natural length without causing those problems. As shown in Fig. 2 , due to the much thinner channel thickness, monolayer (1L) WSe 2 FET (fabricated on thick SiO 2 ) significantly relieves the requirement of EOT scaling compared to the 5 nm Si FET (SOI structure), thereby leading to more robust device performance. The interface between 2D semiconductors and three-dimensional (3D) metal contacts is one of the major parameters, which determines the performance of 2D material based nanoelectronic devices. The contact resistance has been found to be a key factor that can significantly influence device performance of bulk WSe 2 FETs 13 . Hence, it is necessary to explore methods to form low-resistance contacts to 1L WSe 2 to achieve high performance WSe 2 FETs. Our recent work 4, 13 has shown that it is possible to form n-type ohmic contact to 1L WSe 2 by suitable contact metals, thereby providing guidance to experimental exploration of high-performance n-type WSe 2 FETs. In our previous work we found that In forms excellent contact with monolayer WSe 2 . 4 However, In has poor adhesion with substrate and low melting point. Hence, we need to explore new contact metals for high performance monolayer WSe 2 FET. Ab-initio DFT calculations were employed to simulate the metal-WSe 2 system in a similar spirit as earlier studies in related TMD materials 13 . Fig.3a shows side views of the relaxed contact regions (which have the lowest energy) at the interface between monolayer WSe 2 with Ag (111) -an intentionally chosen small-work-function metal in order to form good contact for n-type device. PDOS projections onto selected W and Se orbitals for monolayer WSe 2 (Fig. 3b) were calculated based on the structure shown in Fig.3a . As shown in Fig. 3b (top) , there are almost no states near the Fermi level of monolayer WSe 2 , indicating that monolayer WSe 2 in its natural state is intrinsic. However, after depositing Ag onto the monolayer WSe 2 , the Fermi energy (E F ) moves towards the conduction band (Fig. 3b, bottom) and electron states are induced between E F and the conduction band, exhibiting that WSe 2 is n-doped by Ag. The capability of metal doping of WSe 2 can also be gauged by observing the electron density at the metal-WSe 2 interface. The Ag-WSe 2 contact region (in Fig. 3c ) has an electron density less than 0.011Å -3 as shown in Fig.3d . Fig. 4a, b show the optical image of a fabricated monolayer WSe 2 FET and its 3D schematic structure, respectively. 72 nm Al 2 O 3 on n ++ Si is used as substrate, which provides clear optical contrast to identify the number of WSe 2 film layers. Fig. 4c shows the transfer characteristics of the fabricated device, which clearly displays n-type behavior with large ON/OFF ratios exceeding 10 6 and electron mobility reaching 48 cm 2 /V.s, which is significantly higher than that any of fabricated back-gated monolayer MoS 2 FETs (0.1-10 cm 2 /V.s) 2, 9 . For monolayer WSe 2 FET with Ag contact, the ONcurrent is around 110 μA/μm for V bg = 30 V and V ds = 4 V as shown by the output characteristics in Fig. 4d . Fig.4d shows a current saturation at V ds > 2.5 V and V bg >-6 V, which has not been observed on any reported back-gated monolayer MoS 2 FETs, indicating that monolayer WSe 2 has high potential for digital applications since current saturation is crucial in digital circuits. On our back-gated WSe 2 FETs (fabricated on 72 nm Al 2 O 3 /Si substrate), the subthreshold swing (SS) is around 250-300 mV/dec. As mentioned in our previous work 4 , this high SS can be attributed to the defects/traps in the ALD layer and/or in the Si/ALD interface, it is not indicative of the TMD layer itself. The SS can be reduced by decreasing the thickness of the back gate dielectric film or by fabricating top gated WSe 2 FET with a thin high-κ dielectric film. The high ON-current corresponds to a current density of 1.69×10 7 A/cm 2 , which is about 30 times larger than the maximum sustainable current density of copper interconnects 14 employed in nanoscale integrated circuits, and only about an order magnitude below that of graphene 15 . 
